Xilinx rtl schematic not updating